

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

J110 MLB SCHEMATIC

09/25/14

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	MASTER	36	SMC Shared Support	WILL J43
2	BOM Configuration	J43 MLB	37	SMC Project Support	J43 MLB
3	BOM Variants	MASTER	38	SMBus Connections	J43 MLB
4	PD Parts	MASTER	39	High Side Current Sensing	SID J41
5	CPU GFX/NCTF/RSVD	WILL J43	40	Voltage & Load Side Current Sensing	SID J41
6	CPU Misc/JTAG/CFG/RSVD	WILL J43	41	Debug Sensors 1	SID J41
7	CPU DDR3/LPDDR3 Interfaces	WILL J43	42	Thermal Sensors	J43 MLB
8	CPU/PCH POWER	J43 MLB	43	Fan	J43 MLB
9	CPU/PCH GROUNDS	J43 MLB	44	SPI Debug Connector	YHARTANTO J44
10	CPU Decoupling	LABEL J41	45	Audio: Speaker Amp	J43 MLB
11	PCH Decoupling	WILL J43	46	Battery Connector & Hall Effect	MASTER
12	PCH Audio/JTAG/SATA/CLK	WILL J43	47	DC-In & G3H Supply	J43 MLB
13	PCH PM/PCI/GFX	J43 MLB	48	PBus Supply & Battery Charger	J43 MLB
14	PCH PCIe/USB/LPC/SPI/SMBus	WILL J43	49	CPU VR12.6 VCC Regulator IC	J43 MLB
15	PCH GPIO/MISC/LPIO	WILL J43	50	CPU VR12.5 VCC Power Stage	J43 MLB
16	CPU/PCH Merged XDP	WILL J43	51	LPDDR3 Supply	J43 MLB
17	Chipset Support	J43 MLB1	52	5V S4RS3 / 3.3V S5 Power Supply	J43 MLB
18	Project Chipset Support	J43 MLB	53	1.05V S0 Power Supply	J43 MLB
19	DDR3 VREF MARGINING	WILL J43	54	LCD/KBD Backlight Driver	J43 MLB
20	LPDDR3 DRAM Channel A (0-31)	MASTER	55	Misc Power Supplies	J43 MLB
21	LPDDR3 DRAM Channel A (32-63)	MASTER	56	Power FETs	J43 MLB
22	LPDDR3 DRAM Channel B (0-31)	MASTER	57	Power Control	J43 MLB
23	LPDDR3 DRAM Channel B (32-63)	MASTER	58	Internal DisplayPort Connector	J43 MLB
24	LPDDR3 DRAM Termination	J43 MLB	59	LIO Connector	CLEAN J41
25	Thunderbolt Host (1 of 2)	T29 RR	60	Power Aliases	WILL J43
26	Thunderbolt Host (2 of 2)	T29 RR	61	Signal Aliases	MASTER
27	TBT Power Support	WILL J43	62	Func Test / No Test	WILL J43
28	Thunderbolt Connector A	T29 RR	63	Project FCT/NC/Aliases	MASTER
29	Wireless Connector	J43 MLB	64	PCB Rule Definitions	J43 MLB
30	SSD Connector	J43 MLB	65	CPU Constraints	J43 MLB
31	Camera 1 of 2	J43 MLB1	66	PCH Constraints 1	CLEAN J41
32	Camera 2 of 2	J43 MLB	67	PCH Constraints 2	J43 MLB
33	External A USB3 Connector	J43 MLB	68	Memory Constraints	CHINMAY J41
34	IPD Connector	J43 MLB	69	Thunderbolt Constraints	CHINMAY J41
35	SMC	WILL J43	70	Camera Constraints	CHINMAY J41
			71	SMC Constraints	CHINMAY J41
			72	Project Specific Constraints	J43 MLB
			73	Reference	MASTER

www.laptop-schematics.com

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00384	1	SCHEM,MLB,J110	SCH	CRITICAL	
820-00164	1	PCBF,MLB,J110	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	1 OF 120
IV ALL RIGHTS RESERVED		SHEET	1 OF 73

BOM Groups

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include MLB_COMMON, MLB_MISC, MLB_DEVEL:ENG, MLB_DEVEL:PVT, MLB_DEBUG:ENG, MLB_DEBUG:PVT, MLB_DEBUG:PROD.

Current Sensor Configuration

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include ISNS:ENG, ISNS:PROD.

CPU DRAM SPD Straps

Table with 2 columns: BOM GROUP, BOM OPTIONS. Rows include DDR3:HYNIX_4GB, DDR3:HYNIX_8GB, DDR3:SAMSUNG_4GB, DDR3:SAMSUNG_8GB, DDR3:ELPIDA_4GB, DDR3:ELPIDA_8GB, DDR3:MICRON_4GB, DDR3:MICRON_8GB, DDR3:HYNIX_16GB, DDR3:SAMSUNG_16GB, DDR3:ELPIDA_16GB, DDR3:MICRON_16GB.

Programmable Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 335S0915, 341S00159, 338S1214, 335S00006, 335S00007, 341S00153.

Module Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 337S00029, 337S00073, 338S00069, 338S1264, 607-6811, 946-5477, 825-7670, 376S00036, 376S00037, 376S1194, 376S1193, 900-0090, 825-7987.

DRAM Parts

Table with 6 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Rows include 333S0677, 333S0681, 333S00001, 333S00003, 333S0793, 333S0791, 333S0793, 333S0791, 333S0789.

CPU DRAM CFG Chart

Table with 3 columns: VENDOR, CFG 1, CFG 0. Rows include HYNIX, SAMSUNG, MICRON, ELPIDA.

Table with 3 columns: SIZE, CFG 3, CFG 2. Rows include 4GB, 8GB, 16GB, RSVD.

Alternate Parts

Table with 5 columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Multiple rows listing alternate part numbers and their corresponding BOM options.

BOM Configuration summary box containing Apple Inc. logo, drawing number, revision, and a notice of proprietary property.

www.laptop-schematics.com

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00613	PCBA,MLB,BETTER,HY-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00614	PCBA,MLB,BETTER,HY-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00616	PCBA,MLB,BETTER,SM-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00617	PCBA,MLB,BETTER,SM-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00621	PCBA,MLB,BETTER,EL-4GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00622	PCBA,MLB,BETTER,EL-8GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
639-00695	PCBA,MLB,BETTER,EL-16GB,X430	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB
685-00043	CMN PTS,PCBA,MLB,X430	MLB_COMMON,J110_MLB
685-00044	VCORE_FET,REN,X430	VCORE_FET:REN
685-00045	VCORE_FET,VSHY,X430	VCORE_FET:VSHY

www.laptop-schematics.com

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-00044	685-00045		ALL	Replace all to Vshy

333S0704	333S0700		ALL	Replace CDR 333S0704 to 333S0700
----------	----------	--	-----	----------------------------------

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG


Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00147	1	IC SMC A3 EXT Vcore PROTO G J110	U5000	CRITICAL	SMC:PROG

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00043	1	CMN PTS,PCBA,MLB,J110	CMNPTS	CRITICAL	MLB_CMNPTS
685-00045	1	VCORE_FET,VSHY,J110	VCOREFETS	CRITICAL	VCORE_FETS

www.laptop-schematics.com


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
BOM Variants			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	3 OF 120
		SHEET	3 OF 73

PD Module Parts


806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTOPSIDE 2P FENCE	CRITICAL	
806-5108	1	CAN TOPSIDE COVER ALT J41/J43	TBTOPSIDE 2P COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD, USB, MLB, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	

www.laptop-schematics.com


CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo



USB/SD Card Pogo





Can Slots




www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PD Parts			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	4 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	4 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






www.laptop-schematics.com



www.laptop-schematics.com

CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9>:NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4>:EDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1>:PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

PAGE TITLE: CPU Misc/JTAG/CFG/RSVD

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 6 OF 120

SHEET: 6 OF 73

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



CRITICAL OMIT_TABLE

CRITICAL OMIT_TABLE

D

D

C

C

B

B

A

A

www.laptop-schematics.com

SYNC MASTER=WILL_J43		SYNC DATE=09/13/2012	
PAGE TITLE			
CPU DDR3/LPDDR3 Interfaces			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	7 OF 120
		SHEET	7 OF 73


HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B

A




SYNC MASTER=143 MLB SYNC DATE=10/02/2012

PAGE TITLE: CPU/PCH POWER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	8 OF 120	SHEET	8 OF 73



SYNCH MASTER=143.MLB		SYNCH DATE=10/02/2012	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	9 OF 120
		SHEET	9 OF 73

8

7

6

5

4

3

2



1

All Intel recommendations from Intel doc #603160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


62 60 50 40 8_PPVCC_S0_CPU



CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

40_PPVMEMIO_S0_CPU



SYNC MASTER=LABEL_J41		SYNC DATE=01/11/2013	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	10 OF 120
		SHEET	10 OF 73

8

7

6


5

4

3


2

1



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
PCH Decoupling		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	12 OF 120
		SHEET	11 OF 73



CRITICAL OMIT_TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 5 OF 19

RTC

AUDIO

SATA

JTAG

CLOCK SIGNALS

DIFFCLK_BIASREF

TESTLOW

CLKOUT_LPC_0

CLKOUT_LPC_1

CLKOUT_ITPXD_P

CLKOUT_ITPXD_N

XTAL24_IN

XTAL24_OUT

RSVD

RSVD

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

PCIe Port assignments:

SATA Port assignments:

SSD Lane 3 Primary HDD/SSD

SSD Lane 2 Reserved: ODD

SSD Lane 1 Unused

SSD Lane 0 Secondary HDD/SSD

CRITICAL OMIT_TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 6 OF 19

CLOCK SIGNALS

DIFFCLK_BIASREF

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW

TESTLOW


TESTLOW

TESTLOW


TESTLOW

TESTLOW

SYNC MASTER=WILL J43 SYNC DATE=12/17/2012
PAGE TITLE: PCH Audio/JTAG/SATA/CLK
DRAWING NUMBER: <SCH_NUM> SIZE: D
REVISION: <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: <BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
PAGE: 13 OF 120
SHEET: 12 OF 73



SLP_S0# Isolation



SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.

CRITICAL
OMIT_TABLE

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 8 OF 19

SYSTEM POWER MANAGEMENT

SUSACK* (IPU)	AK2
SYS_RESET*	AC3
SYS_PWROK (IPD DeepStx)	AG2
PCH_PWROK	AY7
APWROK	AB5
PLTRST*	AG7
RSMRST*	AW6
SUSWARN*/SUSPWRDNACK/GPIO30	AV4
PWRBTN* (IPU)	AL7
ACPRESENT/GPIO31 (IPD DeepStx)	AJ8
BATLOW*/GPIO72	AN4
SLP_S0*	AF3
SLP_WLAN*/GPIO29	AM5

CRITICAL
OMIT_TABLE

U0500
BROADWELL-ULT
2C+GT2
BGA
SYM 9 OF 19

DP TBTSNK0 DDC CLK

DP TBTSNK0 DDC DATA (IPD TBTSNK0)

DP TBTSNK1 DDC CLK

DP TBTSNK1 DDC DATA (IPD TBTSNK1)

DP TBTSNK0 AUXCH C N

DP TBTSNK1 AUXCH C N

DP TBTSNK0 AUXCH C P

DP TBTSNK1 AUXCH C P

DP TBTSNK0 HPD

DP TBTSNK1 HPD

DP INT HPD


SYNC MASTER=143_MLB SYNC DATE=02/20/2013

PAGE TITLE: PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>		
BRANCH	<BRANCH>		
PAGE	14 OF 120		
SHEET	13 OF 73		



PCIe Port Assignments:

- Thunderbolt lane 0
- Thunderbolt lane 1
- Thunderbolt lane 2
- Thunderbolt lane 3
- AirPort
- Reserved: FireWire
- SD Card Reader (& Ethernet if combo)
- Camera

CRITICAL OMIT TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 11 OF 19

67 25	IN	PCIE TBT D2R N<0>	F10	PERN5_L0
67 25	IN	PCIE TBT D2R P<0>	E10	PERP5_L0
67 25	OUT	PCIE TBT R2D C N<0>	C23	PETN5_L0
67 25	OUT	PCIE TBT R2D C P<0>	C22	PETP5_L0
67 25	IN	PCIE TBT D2R N<1>	F8	PERN5_L1
67 25	IN	PCIE TBT D2R P<1>	E8	PERP5_L1
67 25	OUT	PCIE TBT R2D C N<1>	B23	PETN5_L1
67 25	OUT	PCIE TBT R2D C P<1>	A23	PETP5_L1
67 25	IN	PCIE TBT D2R N<2>	H10	PERN5_L2
67 25	IN	PCIE TBT D2R P<2>	G10	PERP5_L2
67 25	OUT	PCIE TBT R2D C N<2>	B21	PETN5_L2
67 25	OUT	PCIE TBT R2D C P<2>	C21	PETP5_L2
67 25	IN	PCIE TBT D2R N<3>	E6	PERN5_L3
67 25	IN	PCIE TBT D2R P<3>	F6	PERP5_L3
67 25	OUT	PCIE TBT R2D C N<3>	B22	PETN5_L3
67 25	OUT	PCIE TBT R2D C P<3>	A21	PETP5_L3
67 62 29	IN	PCIE AP D2R N	G11	PERN3
67 62 29	IN	PCIE AP D2R P	F11	PERP3
67 25	OUT	PCIE AP R2D C N	C29	PETN3
67 25	OUT	PCIE AP R2D C P	B30	PETP3
62	NC	PCIE FW D2RN	F13	PERN4
62	NC	PCIE FW D2RP	G13	PERP4
62	NC	PCIE FW R2D CN	B29	PETN4
62	NC	PCIE FW R2D CP	A29	PETP4
66 63	IN	NC USB3RPCIE SD D2RN	G17	PERN1/USB3RN3
66 63	IN	NC USB3RPCIE SD D2RP	F17	PERP1/USB3RP3
66 63	OUT	NC USB3RPCIE SD R2D CN	C30	PETN1/USB3TN3
66 63	OUT	NC USB3RPCIE SD R2D CP	C31	PETP1/USB3TP3
67 32	IN	PCIE CAMERA D2R N	F15	PERN2/USB3RN4
67 32	IN	PCIE CAMERA D2R P	G15	PERP2/USB3RP4
67 32	OUT	PCIE CAMERA R2D C N	B31	PETN2/USB3TN4
67 32	OUT	PCIE CAMERA R2D C P	A31	PETP2/USB3TP4
		NC X	E15	RSVD
		NC X	E13	RSVD
			A27	PCIE_RCOMP
			B27	PCIE_IREF

USB Port Assignments:

- Ext A (LS/FS/HS)
- Ext B (LS/FS/HS)
- BT
- IR
- Trackpad
- Unused
- Reserved: Camera
- Reserved: SD (HS)

USB3 Port Assignments:


- Ext A (SS)
- Ext B (SS)

CRITICAL OMIT TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 7 OF 19

67 62 35	BT	LPC AD<0>	R1540	33	1	5k	1/20W	MP	201	LPC AD R<0>	AU14
67 62 35	BT	LPC AD<1>	R1541	33	1	5k	1/20W	MP	201	LPC AD R<1>	AM12
67 62 35	BT	LPC AD<2>	R1542	33	1	5k	1/20W	MP	201	LPC AD R<2>	AY12
67 62 35	BT	LPC AD<3>	R1543	33	1	5k	1/20W	MP	201	LPC AD R<3>	AW11
67 62 35	OUT	LPC FRAME L	R1544	33	1	5k	1/20W	MP	201	LPC FRAME R L	AV12
67 44	OUT	SPI CLK R		AA3						SPI_CLK (IPU)	AA3
67 44	OUT	SPI CS0 R L		Y7						SPI_CS0* (IPU)	Y7
		TP SPI CS1 L		Y4						SPI_CS1* (IPU)	Y4
		TP SPI CS2 L		AC2						SPI_CS2* (IPU)	AC2
67 44	BT	SPI MOSI R		AA2						SPI_MOSI (IPU/IPD)	AA2
67 44	BT	SPI MISO		AA4						SPI_MISO (IPU)	AA4
67 44 14	BT	SPI IO<2>		Y6						SPI_IO2 (IPU)	Y6
67 44 14	BT	SPI IO<3>		AF1						SPI_IO3 (IPU)	AF1

SMLALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.



SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 15 OF 120


SHEET: 14 OF 73



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H



GPIO12:
 CR: TBT_G02SX_BIDIR, requires 100k pull-up to SUS
 RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC




Part No.	Value	Footprint	Pin	Function
R1610	100K	5k 1/20W MF 201	15 16	XDP PCH GPIO76
R1614	100K	5k 1/20W MF 201	15 16 62	XDP LECPLUS GPIO
R1615	100K	5k 1/20W MF 201	15 16	XDP PCH GPIO17
R1616	100K	5k 1/20W MF 201	15 63	SD RESET L
R1617	100K	5k 1/20W MF 201	15 36	SMC WAKE SCI L
R1618	100K	5k 1/20W MF 201	15 34	TPAD SPI INT L
R1619	100K	5k 1/20W MF 201	15 34	TPAD USB IF EN
R1620	100K	5k 1/20W MF 201	30 56 57	SSD PWR EN
R1622	100K	5k 1/20W MF 201	15 62	HDD PWR EN
R1623	100K	5k 1/20W MF 201	15 16 63	XDP SDCONN STATE CHANGE L
R1624	100K	5k 1/20W MF 201	15 63	SD PWR EN
R1625	100K	5k 1/20W MF 201	15 25	TBT PWR EN
R1626	100K	5k 1/20W MF 201	15 16 18 25	XDP JTAG ISP TCK
R1627	100K	5k 1/20W MF 201	15 16 18 25	XDP JTAG ISP TDI
R1628	100K	5k 1/20W MF 201	15 18	JTAG TBT TMS PCH
R1629	100K	5k 1/20W MF 201	15 56	PCH HSIO PWR EN
R1630	100K	5k 1/20W MF 201	15 34	TPAD SPI IF EN
R1632	100K	5k 1/20W MF 201	15 44 62	SPIROM USE MLB
R1633	100K	5k 1/20W MF 201	15 18	CAMERA PWR EN PCH
R1634	100K	5k 1/20W MF 201	15	TPAD SPI INT GPIO46 L
R1637	100K	5k 1/20W MF 201	15 30 62	SSD SR EN L
R1638	100K	5k 1/20W MF 201	15 29	AP SOIX WAKE SEL
R1640	100K	5k 1/20W MF 201	15 16	XDP FW PME L
R1652	10K	5k 1/20W MF 201	15 35 62	LPC SERIRO
R1691	100K	5k 1/20W MF 201	15 62	BT PWRST L
R1693	100K	5k 1/20W MF 201	15 62	ENET MEDIA SENSE
R1694	100K	5k 1/20W MF 201	15 62	LCD IRQ L
R1695	100K	5k 1/20W MF 201	15 62	LCD PSR EN

CRITICAL OMIT_TABLE
 U0500 BROADWELL-ULT 2C+CT2 BGA SYM 10 OF 19


Pin	Function
P1	XDP PCH GPIO76
AU2	XDP MLB RAMCFG0
AM7	HDMITBTMUX_SEL_TBT
AD6	TP MEM VDD SEL 1V5 L
Y1	XDP LECPLUS GPIO
T3	XDP PCH GPIO17
AD5	SD RESET L
AN5	SMC WAKE SCI L
AD7	TPAD SPI INT GPIO28 L
AN3	TPAD USB IF EN
AG6	SSD PWR EN
AP1	PCH TBT PCIE RESET L
AL4	HDD PWR EN
AT5	XDP SDCONN STATE CHANGE L
AK4	SD PWR EN
AB6	TBT PWR EN
U4	XDP JTAG ISP TCK
Y3	XDP JTAG ISP TDI
P3	JTAG TBT TMS PCH
Y2	PCH HSIO PWR EN
AT3	TPAD SPI IF EN
AH4	XDP MLB RAMCFG3
AM4	SPIROM USE MLB
AG5	CAMERA PWR EN PCH
AG3	TPAD SPI INT GPIO46 L
AM3	XDP MLB RAMCFG1
AM2	XDP MLB RAMCFG2
P2	SSD SR EN L
C4	AP SOIX WAKE SEL
L2	SSD RESET L
N5	CAM PCIE RESET L
V2	PCH TCO TIMER DISABLE

Pin	Function
D60	PM THERMTRIP L
V4	TBT CIO PLUG EVENT L
T4	LPC SERIRO
AW15	PCH OPI_COMP
AF20	XNC
AB21	XNC
R6	AUD SPI CS L
L6	AUD SPI CLK
N6	AUD SPI MISO
L8	AUD SPI MOSI
R7	TPAD SPI CS L
L5	TPAD SPI CLK
N7	TPAD SPI MISO
K2	TPAD SPI MOSI
J1	PCH BT UART D2R
K3	PCH BT UART R2D
J2	PCH BT UART RTS L
G1	PCH BT UART CTS L
K4	PCH UART1 RXD
G2	PCH UART1 TXD
J3	JTAG ISP TDO
J4	PCH UART1 CTS L
F2	AP SOIX WAKE L
F3	AP RESET L
G4	PCH I2C1 SDA
F1	PCH I2C1 SCL
E3	TBT POC RESET L
F4	BT PWRST L
D3	PCH STRP TOPBLK SWP L
E4	ENET MEDIA SENSE
C3	LCD IRQ L
E2	LCD PSR EN

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).



PLACE NEAR=U0500 AW15 2 54mm
 R1655 100K 5k 1/20W MF 201




Pull-up on TBT page
 Requires connection to SMC via 1K series R

Pin	Function	Value	Footprint
62 15	AUD SPI CS L	R1660	100K 5k 1/20W MF 201
62 15	AUD SPI CLK	R1661	100K 5k 1/20W MF 201
62 15	AUD SPI MISO	R1662	100K 5k 1/20W MF 201
62 15	AUD SPI MOSI	R1663	100K 5k 1/20W MF 201
34 15	TPAD SPI CS L	R1664	47K 5k 1/20W MF 201
66 14 15	TPAD SPI CLK	R1665	47K 5k 1/20W MF 201
66 14 15	TPAD SPI MISO	R1666	47K 5k 1/20W MF 201
66 14 15	TPAD SPI MOSI	R1667	47K 5k 1/20W MF 201
62 15	PCH BT UART D2R	R1668	47K 5k 1/20W MF 201
62 15	PCH BT UART R2D	R1669	47K 5k 1/20W MF 201
15	PCH UART1 RXD	R1672	47K 5k 1/20W MF 201
15	PCH UART1 TXD	R1673	47K 5k 1/20W MF 201
18 15	JTAG ISP TDO	R1674	100K 5k 1/20W MF 201
15	PCH UART1 CTS L	R1675	47K 5k 1/20W MF 201
29 15	AP SOIX WAKE L	R1676	100K 5k 1/20W MF 201
15	PCH I2C1 SDA	R1678	2 2K 5k 1/20W MF 201
15	PCH I2C1 SCL	R1679	2 2K 5k 1/20W MF 201
62 15	PCH BT UART RTS L	R1670	47K 5k 1/20W MF 201
62 15	PCH BT UART CTS L	R1677	47K 5k 1/20W MF 201

SYNC MASTER=WILL J43 SYNC DATE=01/14/2013
 PAGE TITLE: PCH GPIO/MISC/LPIO
 DRAWING NUMBER: <SCH_NUM> SIZE: D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 16 OF 120
 SHEET: 15 OF 73


Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED




Extra BPM Testpoints

- XDP BPM L<2> TP1802
- XDP BPM L<3> TP1803
- XDP BPM L<4> TP1804
- XDP BPM L<5> TP1805
- XDP BPM L<6> TP1806
- XDP BPM L<7> TP1807

Merged (CPU/PCH) Micro2-XDP




NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.




PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals





Non-XDP Signals



NOTE: Must not short XDP pins together!

- Unused & MLB_RAMCFGx GPIOs have TPs.
- USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
- SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
- JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
- NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
- SSD_PCIE_SEL_L straps are connected via 1k to common net.
- LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



CPU/PCH Merged XDP	
Apple Inc.	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 18 OF 120
II NOT TO REPRODUCE OR COPY IT	SHEET 16 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	


System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal


This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.

CAM XTAL Power
TBT XTAL Power




PCH Reset Button




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap


PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH PWROK Generation




Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	19 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	17 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


Platform Reset Connections




GreenCLK 25MHz Power




DDC Pull-Ups




Redwood Ridge JTAG Isolation



Thunderbolt Pull-up/downs




Power State Debug LEDs




Pin N61 needs a TP for Power to perform iFDM test. Renaming the pins N61 and P61 to remove automatic diffpari property.

Table mapping TP CPU RSVND61 and TP CPU RSVDP61 to their respective pin connections.

TBT Aliases



RAM Configuration Straps



LPDDR3 Alias Support

Table mapping TP CPU MEM RESET L, TP MEM VDD SEL iV5 L, and PPOV6 S3 MEM VREFDQ A/B to their respective pin connections.

Project Chipset Support header with Apple logo, revision information, and a notice of proprietary property.

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 - DDRVREF_DAC - Stuffs DAC margining circuit.


CPU-Based Margining

FETs for CPU isolation during DAC margining




DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.



Vref Dividers

Always used, regardless of margining option.



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREF
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V)		DDR3L (1.35V)		LPDDR3 (1.2V) DDR3L (1.35V)
Margining target:	0.600V (DAC: 0x2E.5)		0.675V (DAC: 0x34)		1.200V (DAC: 0x5D) 1.343V (DAC: 0x68)
DAC range:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV) 0.972V - 1.714V (+/- 371mV)
Vref current:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		+21uA - -21uA (- = sourced) +25uA - -25uA (- = sourced)
DAC step size:	6.36mV / step @ output		6.36mV / step @ output		4.28mV / step @ output 3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

SYNC MASTER=WILL_J43 SYNC DATE=02/04/2013

DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 22 OF 120

SHEET: 19 OF 73


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

LPDDR3 CHANNEL A (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
	PAGE	23 OF 120	
	SHEET	20 OF 73	

LPDDR3 CHANNEL A (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		24 OF 120	
SHEET		21 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL B (0-31)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		25 OF 120	
SHEET		22 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL B (32-63)




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		26 OF 120	
SHEET		23 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



www.laptop-schematics.com

SYNC MASTER=143 MLB		SYNC DATE=09/21/2012	
PAGE TITLE LPDDR3 DRAM Termination			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE	27 OF 120	
	SHEET	24 OF 73	



Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash.
If strap != bit then security is enabled?

Divides 3.3V to 1.8V

- NOTE: The following pins require testpoints:
- 0 - GPIO_13
 - 1 - GPIO_1
 - 2 - GPIO_2
 - 3 - GPIO_3
 - 4 - GPIO_5
 - 5 - PCIE_RST_1_N
 - 6 - PCIE_RST_2_N
 - 7 - PCIE_RST_3_N
 - 8 - GPIO_15
 - 9 - GPIO_11
 - 10 - GPIO_14
 - 11 - GPIO_0
 - 12 - GPIO_12
 - 13 - GPIO_10
 - 14 - PB_LSTX
 - 15 - PB_LSRX

SYNC MASTER=T29 RR SYNC DATE=01/19/2013
PAGE 11/16


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM>
REVISION <E4LABEL>
BRANCH <E4BRANCH>
PAGE 28 OF 120
SHEET 25 OF 73

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



U2940	
Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max
Max Current = 4A (85C)	

1.05V TBT "CIO" Switch
Internal switch not functional on RR

Q2945
DMN5L06VK-7
SOT563

Q2945
DMN5L06VK-7
SOT563

TBT "POC" Power-up Reset

SYMC MASTER-CTD RE		SYMC DATE:12/17/2015	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	29 OF 120	
	SHEET	26 OF 73	

EDP current / power consumption figures copied from R68 schematic (Rev 2 dated October 28 2012 not available on IBL)


Page Notes

Power aliases required by this page
 =PPVIN SW TBTBST (8 13V Boost Input)
 =PP15V TBT REG (15V Boost Output)

Signal aliases required by this page
 (NONE)

BOM options provided by this page
 (NONE)


TBT 15V Boost Regulator




UVLO(falling) = 1.22 * (R1 + R2) / R2
 UVLO(rising) = UVLO(falling) + (2uA * R1)
 UVLO = 4.55V (falling), 4.95 (rising)

Vout = 1.6V * (1 + Ra / Rb)

BATLOW# Isolation



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
TBT Power Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	30 OF 120
		SHEET	27 OF 73



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11880145	2	RES WEL FILM 1/20W 17 5K 1 0201 SMD LF	R3210 R3213		TBTHV P12V
11880145	2	RES WEL FILM 1/20W 17 5K 1 0201 SMD LF	R3211 R3214		TBTHV P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)

Thunderbolt Connector A


SYMC PARTS-CTD 82 SYMC DATE:10/26/2011
PAGE TITLE

Thunderbolt Connector A


Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
32 OF 120	
SHEET	
28 OF 73	


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=J43 MLB		SYNC DATE=10/02/2012	
DRAWING NUMBER			
Wireless Connector		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		35 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		29 OF 73	



SYNC MASTER=143 MLB		SYNC DATE=02/20/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 120
		SHEET	30 OF 73




Camera 1 of 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 39 OF 120
 SHEET: 31 OF 73




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


CAMERA SENSOR





PAGE TITLE		DRAWING NUMBER		SIZE
Camera 2 of 2		<SCH_NUM>		D
Apple Inc.		REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		40 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		32 OF 73
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux



APN: 514-0819

SYNC MASTER=J43_MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




IPD Flex Connector

CRITICAL
518S0884

J4800
TF13BS-20S-0.4SH
P RT SM 1

SYNC MASTER=J43 MLB		SYNC DATE=01/17/2013	
IPD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 120
		SHEET	34 OF 73




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE		PAGE TITLE	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	50 OF 120
		SHEET	35 OF 73

SMC Reset "Button", Supervisor & AVREF Supply





Debug Power "Buttons"








SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



SMC12 PECI Support



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	51 OF 120
		SHEET	36 OF 73

D

D

C


C

B

B

A

A



39	37	35	SMC_HS_COMPUTING_ISENSE	==	SMC_HS_COMPUTING_ISENSE	35	37	39					
40	37	35	SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	35	37	40					
39	37	35	SMC_BMON_ISENSE	==	SMC_BMON_ISENSE	35	37	39					
39	37	35	SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	35	37	39					
40	37	35	SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	35	37	40					
41	37	35	SMC_BMON_DISCRETE_ISENSE	==	SMC_BMON_DISCRETE_ISENSE	35	37	41					
40	37	35	SMC_CPU_ISENSE	==	SMC_CPU_ISENSE	35	37	40					
39	37	35	SMC_OTHER_HI_ISENSE	==	SMC_OTHER_HI_ISENSE	35	37	39					
41	37	35	SMC_PANEL_ISENSE	==	SMC_PANEL_ISENSE	35	37	41					
39	37	35	SMC_1V2S3_ISENSE	==	SMC_1V2S3_ISENSE	35	37	39					
39	37	35	SMC_LCDBKLT_ISENSE	==	SMC_LCDBKLT_ISENSE	35	37	39					
40	37	35	SMC_P3V3S5_ISENSE	==	SMC_P3V3S5_ISENSE	35	37	40					
39	37	35	SMC_WLAN_ISENSE	==	SMC_WLAN_ISENSE	35	37	39					
39	37	35	SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	35	37	39					
39	37	35	SMC_P3V3S0_ISENSE	==	SMC_P3V3S0_ISENSE	35	37	39					
39	37	35	SMC_CAMERA_ISENSE	==	SMC_CAMERA_ISENSE	35	37	39					
			NC_SMC_ADC16		SD alias on page 103								
40	37	35	SMC_P1V05S0_VSENSE	==	SMC_P1V05S0_VSENSE	35	37	40					
40	37	35	SMC_CPIDDR_ISENSE	==	SMC_CPIDDR_ISENSE	35	37	40					
40	37	35	SMC_P1V05S0_ISENSE	==	SMC_P1V05S0_ISENSE	35	37	40					
40	37	35	SMC_CPU_VSENSE	==	SMC_CPU_VSENSE	35	37	40					
41	37	35	SMC_CPIVVR_ADJUST_ISENSE	==	SMC_CPIVVR_ADJUST_ISENSE	35	37	41					
41	37	35	SMC_CPU_IMON_ISENSE	==	SMC_CPU_IMON_ISENSE	35	37	41					
62	39	37	36	29	PP3V3_WLAN	==	PP3V3_WLAN	29	35	36	37	39	62



SYNC_MASTER=143_MLB SYNC_DATE=02/20/2013

SMC Project Support

Apple Inc.


DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 52 OF 120 SHEET: 37 OF 73



SYNC MASTER=J43 MLB		SYNC DATE=09/28/2012	
PAGE TITLE			
SMBus Connections			DRAWING NUMBER
Apple Inc.			<SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			BRANCH
II NOT TO REPRODUCE OR COPY IT			<BRANCH>
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			PAGE
IV ALL RIGHTS RESERVED			53 OF 120
			SHEET
			38 OF 73



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5455		CPU HS ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5465		DRAM ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5475		AIRPORT ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5485		SSD ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5495		LCDBKLT ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5433		OTHER HS ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5425		CAM ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5445		3V3S0 ISNS NO


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES SENSE 0.0030M 1W 4 TSMN 13 0612 TPT	R5480	CRITICAL	

High Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 54 OF 120
 SHEET: 39 OF 73



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5541		CPUVR ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5561		P1V05 ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5595		P3V3S5 ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5575		CPUDDR ISNS NO

SYNC MASTER=SID J41 SYNC DATE=02/26/2013

Voltage & Load Side Current Sensing


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 55 OF 120
SHEET: 40 OF 73

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


ILDC :LCD Panel Current Sense / Filter




VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vtl = 0.290mV = 0.687A from battery
Hysteresis TBD based on RC value changes

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5675		PANEL ISNS NO

SYNC MASTER=SID J41 SYNC DATE=02/26/2013


Apple Inc. Debug Sensors 1

Apple logo


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 56 OF 120
SHEET: 41 OF 73


CPU Proximity, Inlet, DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=143_MLB		SYNC DATE=02/20/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 120
		SHEET	42 OF 73

FAN CONNECTOR

www.laptop-schematics.com



www.laptop-schematics.com

www.laptop-schematics.com




SYNC MASTER=143 MLB		SYNC DATE=09/13/2012	
PAGE TITLE Fan			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 60 OF 120		SHEET 43 OF 73	

8 7 6 5 4 3 2 1



Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI Bus Series Termination



SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	61 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS


APN 353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ

GAIN 6DB

www.laptop-schematics.com

Right Speaker Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0460	2	CAP CER XSR 0 1UF 16V 14V 0201 MURATA	C6410,C6411	CRITICAL	

www.laptop-schematics.com

SYNC MASTER=J43 MLB		SYNC DATE=09/04/2012	
PAGE TITLE			
Audio: Speaker Amp			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE	64 OF 120	
	SHEET	45 OF 73	

D

D

C

C


B

B

A


A

Hall Effect Sensor



11"-Specific

Battery Connector




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com


SYMC MASTER-MASTER		SYMC DATE-MASTER	
PAGE TITLE Battery Connector & Hall Effect			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 69 OF 120		SHEET 46 OF 73	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply


Supply needs to guarantee 3.1V delivered to SMC Vref generator




SYMC MATER-143 MBR		SYMC DATE-09/15/2015	
PAGE TITLE			
DC-In & G3H Supply			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	70 OF 120	
	SHEET	47 OF 73	



SYNC MASTER=143_MLB		SYNC DATE=09/14/2012	
PAGE 11/116			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=143_MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Vout = 1.85V max
 32A max output
 f = 700kHz


SYNC MASTER=143_MLB		SYNC DATE=09/21/2012	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com



www.laptop-schematics.com


SYNC MASTER=143 MLB		SYNC DATE=09/17/2012	
PAGE TITLE			
LPDDR3 Supply			
DRAWING NUMBER		SIZE	
Apple Inc.		<SCH_NUM> D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		74 OF 120	
SHEET		51 OF 73	




SYNC MASTER=143_MLB		SYNC DATE=10/02/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY:	REVISION	<E4LABEL>	
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	BRANCH	<BRANCH>	
II NOT TO REPRODUCE OR COPY IT	PAGE	75 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET	52 OF 73	
IV ALL RIGHTS RESERVED			

1.05V S0 Regulator

www.laptop-schematics.com



SYNC MASTER=143_MLB		SYNC DATE=09/10/2012	
1.05V S0 Power Supply			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	76 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	53 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P TYPE
RDS(ON)	43 mOhm @4 5V
LOADING	0.65 A (RDP)

*C7797 AND C7799 SHOULD BE PLACED IN T BONE FOR ACOUSTICS
 *PPBUS SW LCDBKLT PWR SW SHOULD BE KEPT AS SHORT AS POSSIBLE
 *LCD BKLT PWM SHOULD BE AWAY FROM BOOST CIRCUIT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES THIN FILM 1/16W 10 2 OHM 0.1 0402 0M	R7717 R7718 R7719		BKLT:ENG
103S0198	3	RES THIN FILM 1/16W 10 2 OHM 0.1 0402 0M	R7720 R7721 R7722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

Keyboard Backlight Driver & Detection

Keyboard Backlight Connector

SYNCH MASTER=143 MLB		SYNCH DATE=09/13/2012	
PAGE TITLE			
LCD/KBD Backlight Driver		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 73
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C


C

B

B

A

A




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

1.05V SUS LDO

Cougar Point requires JTAG pull ups to be powered at 1.05V when SUS suspend well is active
 Pull ups (3) must be 51 ohms to support XDP (not required in production)
 70mA is required to support pull ups Alternative is strong voltage
 dividers (200/100) to 3.3V SS which burns 100mW in all S states



1.8V S3 REGULATOR

Vout = 1.794V
 Max Current = 1.8A
 Freq = 1 MHz

$$V_{out} = 0.8V * (1 + R_a / R_b)$$

1.5V S0 LDO


Vout = 1.5V
 Max Current = 0.02A

SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE	PAGE	
	78 OF 120	78 OF 120	
	SHEET	SHEET	
	55 OF 73	55 OF 73	

1.5V S0 Audio Switch

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max


1.05V PCH HSIO Switch

3.3V SSD Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max




Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

3.3V Sensor Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

5V S0 Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A


Power FETs

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 80 OF 120
SHEET: 56 OF 73


S5 Enables





S5 Power Good




SSD Enable



Standby Enables




S3 Enables



Mobile System Power State Table


STATE	PM_SLEEP_S3_L	PM_SLEEP_S3_R_L	PM_SLEEP_S3_BUF_L	PM_SLEEP_S3_BUF_R_L	PM_SLEEP_S4_L	PM_SLEEP_S4_R_L	PM_SLEEP_S4_BUF_L	PM_SLEEP_S4_BUF_R_L
PM_ON	1	1	1	1	1	1	1	1
Deep Sleep (S3)	0	0	0	0	0	0	0	0
Deep Sleep (S4)	1	1	1	1	0	0	0	0
Deep Sleep (S3)	0	0	0	0	0	0	0	0
Deep Sleep (S4)	1	1	1	1	0	0	0	0
Deep Sleep (S3)	0	0	0	0	0	0	0	0
Deep Sleep (S4)	1	1	1	1	0	0	0	0
WakeUp (S3)	0	0	0	0	0	0	0	0
WakeUp (S4)	1	1	1	1	0	0	0	0

S0 Rail PGOOD (BJT Version)




Thresholds:
 VDD: 2.734V-3.010V
 VMON: 2.815V-3.099V
 V3MON: 0.572V-0.630V
 V4MON: 0.572V-0.630V


S0 Rail PGOOD Circuitry (ISL version used for development)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect



CHGR VFRQ Generation



SUS Enables



Apple Inc. Power Control

Apple Inc. logo

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- ALL RIGHTS RESERVED

DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		<E4LABEL>
BRANCH		<BRANCH>
PAGE		81 OF 120
SHEET		57 OF 73

www.laptop-schematics.com

www.laptop-schematics.com


www.laptop-schematics.com



SYNC MASTER=143 MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	58 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


www.laptop-schematics.com

LIO Connector 516S1036 (HIROSE 3.0mm RCPT)



www.laptop-schematics.com

SYNC MASTER=CLEAN J41		SYNC DATE=11/13/2012	
LIO Connector			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	95 OF 120
		SHEET	59 OF 73



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012
PAGE TITLE

Power Aliases

DRAWING NUMBER <SCH_NUM>	SIZE D
Apple Inc.	REVISION <E4LABEL>
BRANCH <BRANCH>	PAGE 100 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	SHEET 60 OF 73

Memory Bit/Byte Swizzle

LPDDR3 Command/Address

Command/Address	MAKE BASE	MEM A	MEM B	MEM A	MEM B		
=MEM A A<5>	TRUE	MEM A CAA<0>	MEM B CAA<0>	=MEM A DQ<0>	TRUE	MEM A DQ<9>	MEM B DQ<12>
=MEM A A<9>	TRUE	MEM A CAA<1>	MEM B CAA<1>	=MEM A DQ<1>	TRUE	MEM A DQ<12>	MEM B DQ<9>
=MEM A A<6>	TRUE	MEM A CAA<2>	MEM B CAA<2>	=MEM A DQ<2>	TRUE	MEM A DQ<10>	MEM B DQ<10>
=MEM A A<8>	TRUE	MEM A CAA<3>	MEM B CAA<3>	=MEM A DQ<3>	TRUE	MEM A DQ<11>	MEM B DQ<11>
=MEM A A<7>	TRUE	MEM A CAA<4>	MEM B CAA<4>	=MEM A DQ<4>	TRUE	MEM A DQ<8>	MEM B DQ<13>
=MEM A BA<2>	TRUE	MEM A CAA<5>	MEM B CAA<5>	=MEM A DQ<5>	TRUE	MEM A DQ<13>	MEM B DQ<8>
=MEM A CAA<6>	TRUE	MEM A CAA<6>	MEM B CAA<6>	=MEM A DQ<6>	TRUE	MEM A DQ<14>	MEM B DQ<14>
=MEM A A<11>	TRUE	MEM A CAA<7>	MEM B CAA<7>	=MEM A DQ<7>	TRUE	MEM A DQ<15>	MEM B DQ<15>
=MEM A A<15>	TRUE	MEM A CAA<8>	MEM B CAA<8>	=MEM A DQ<8>	TRUE	MEM A DQ<0>	MEM B DQ<0>
=MEM A A<14>	TRUE	MEM A CAA<9>	MEM B CAA<9>	=MEM A DQ<9>	TRUE	MEM A DQ<2>	MEM B DQ<1>
=MEM A A<13>	TRUE	MEM A CAB<0>	MEM B CAB<0>	=MEM A DQ<10>	TRUE	MEM A DQ<2>	MEM B DQ<2>
=MEM A CAS L	TRUE	MEM A CAB<1>	MEM B CAB<1>	=MEM A DQ<11>	TRUE	MEM A DQ<7>	MEM B DQ<7>
=MEM A WE L	TRUE	MEM A CAB<2>	MEM B CAB<2>	=MEM A DQ<12>	TRUE	MEM A DQ<4>	MEM B DQ<4>
=MEM A RAS L	TRUE	MEM A CAB<3>	MEM B CAB<3>	=MEM A DQ<13>	TRUE	MEM A DQ<5>	MEM B DQ<5>
=MEM A BA<0>	TRUE	MEM A CAB<4>	MEM B CAB<4>	=MEM A DQ<14>	TRUE	MEM A DQ<3>	MEM B DQ<6>
=MEM A A<2>	TRUE	MEM A CAB<5>	MEM B CAB<5>	=MEM A DQ<15>	TRUE	MEM A DQ<6>	MEM B DQ<3>
=MEM A CAB<6>	TRUE	MEM A CAB<6>	MEM B CAB<6>	=MEM A DQ<16>	TRUE	MEM A DQ<29>	MEM B DQ<28>
=MEM A A<10>	TRUE	MEM A CAB<7>	MEM B CAB<7>	=MEM A DQ<17>	TRUE	MEM A DQ<28>	MEM B DQ<29>
=MEM A A<1>	TRUE	MEM A CAB<8>	MEM B CAB<8>	=MEM A DQ<18>	TRUE	MEM A DQ<27>	MEM B DQ<30>
=MEM A A<0>	TRUE	MEM A CAB<9>	MEM B CAB<9>	=MEM A DQ<19>	TRUE	MEM A DQ<31>	MEM B DQ<27>
MEM A ODT<0>	TRUE	MEM A ODT<0>	MEM B ODT<0>	=MEM A DQ<20>	TRUE	MEM A DQ<24>	MEM B DQ<24>
TP LPDDR3 RSVd1	TRUE	TP LPDDR3 RSVd1	TP LPDDR3 RSVd1	=MEM A DQ<21>	TRUE	MEM A DQ<25>	MEM B DQ<25>
TP LPDDR3 RSVd2	TRUE	TP LPDDR3 RSVd2	TP LPDDR3 RSVd2	=MEM A DQ<22>	TRUE	MEM A DQ<26>	MEM B DQ<31>
=MEM B A<5>	TRUE	MEM B CAA<0>	MEM B CAA<0>	=MEM A DQ<23>	TRUE	MEM A DQ<30>	MEM B DQ<26>
=MEM B A<9>	TRUE	MEM B CAA<1>	MEM B CAA<1>	=MEM A DQ<24>	TRUE	MEM A DQ<18>	MEM B DQ<20>
=MEM B A<6>	TRUE	MEM B CAA<2>	MEM B CAA<2>	=MEM A DQ<25>	TRUE	MEM A DQ<21>	MEM B DQ<16>
=MEM B A<8>	TRUE	MEM B CAA<3>	MEM B CAA<3>	=MEM A DQ<26>	TRUE	MEM A DQ<16>	MEM B DQ<23>
=MEM B A<7>	TRUE	MEM B CAA<4>	MEM B CAA<4>	=MEM A DQ<27>	TRUE	MEM A DQ<23>	MEM B DQ<22>
=MEM B BA<2>	TRUE	MEM B CAA<5>	MEM B CAA<5>	=MEM A DQ<28>	TRUE	MEM A DQ<20>	MEM B DQ<21>
MEM B CAA<6>	TRUE	MEM B CAA<6>	MEM B CAA<6>	=MEM A DQ<29>	TRUE	MEM A DQ<19>	MEM B DQ<17>
=MEM B A<11>	TRUE	MEM B CAA<7>	MEM B CAA<7>	=MEM A DQ<30>	TRUE	MEM A DQ<22>	MEM B DQ<18>
=MEM B A<15>	TRUE	MEM B CAA<8>	MEM B CAA<8>	=MEM A DQ<31>	TRUE	MEM A DQ<17>	MEM B DQ<19>
=MEM B A<14>	TRUE	MEM B CAA<9>	MEM B CAA<9>	=MEM A DQ<32>	TRUE	MEM A DQ<41>	MEM B DQ<44>
=MEM B A<13>	TRUE	MEM B CAB<0>	MEM B CAB<0>	=MEM A DQ<33>	TRUE	MEM A DQ<44>	MEM B DQ<41>
=MEM B CAS L	TRUE	MEM B CAB<1>	MEM B CAB<1>	=MEM A DQ<34>	TRUE	MEM A DQ<46>	MEM B DQ<42>
=MEM B WE L	TRUE	MEM B CAB<2>	MEM B CAB<2>	=MEM A DQ<35>	TRUE	MEM A DQ<47>	MEM B DQ<43>
=MEM B RAS L	TRUE	MEM B CAB<3>	MEM B CAB<3>	=MEM A DQ<36>	TRUE	MEM A DQ<40>	MEM B DQ<45>
=MEM B BA<0>	TRUE	MEM B CAB<4>	MEM B CAB<4>	=MEM A DQ<37>	TRUE	MEM A DQ<45>	MEM B DQ<40>
=MEM B A<2>	TRUE	MEM B CAB<5>	MEM B CAB<5>	=MEM A DQ<38>	TRUE	MEM A DQ<42>	MEM B DQ<46>
MEM B CAB<6>	TRUE	MEM B CAB<6>	MEM B CAB<6>	=MEM A DQ<39>	TRUE	MEM A DQ<43>	MEM B DQ<47>
=MEM B A<10>	TRUE	MEM B CAB<7>	MEM B CAB<7>	=MEM A DQ<40>	TRUE	MEM A DQ<36>	MEM B DQ<32>
=MEM B A<1>	TRUE	MEM B CAB<8>	MEM B CAB<8>	=MEM A DQ<41>	TRUE	MEM A DQ<37>	MEM B DQ<33>
=MEM B A<0>	TRUE	MEM B CAB<9>	MEM B CAB<9>	=MEM A DQ<42>	TRUE	MEM A DQ<34>	MEM B DQ<34>
MEM B ODT<0>	TRUE	MEM B ODT<0>	MEM B ODT<0>	=MEM A DQ<43>	TRUE	MEM A DQ<39>	MEM B DQ<39>
TP LPDDR3 RSVd3	TRUE	TP LPDDR3 RSVd3	TP LPDDR3 RSVd3	MEM A DQ<32>	TRUE	MEM A DQ<32>	MEM B DQ<44>
TP LPDDR3 RSVd4	TRUE	TP LPDDR3 RSVd4	TP LPDDR3 RSVd4	MEM A DQ<45>	TRUE	MEM A DQ<33>	MEM B DQ<37>
=MEM B DOS P<0>	TRUE	MEM A DOS P<0>	MEM B DOS P<0>	MEM A DQ<46>	TRUE	MEM A DQ<35>	MEM B DQ<38>
=MEM B DOS N<0>	TRUE	MEM A DOS N<0>	MEM B DOS N<0>	MEM A DQ<47>	TRUE	MEM A DQ<38>	MEM B DQ<35>
=MEM A DOS P<1>	TRUE	MEM A DOS P<1>	MEM A DOS P<1>	MEM A DQ<48>	TRUE	MEM A DQ<52>	MEM B DQ<57>
=MEM B DOS P<1>	TRUE	MEM A DOS P<1>	MEM B DOS P<1>	MEM A DQ<49>	TRUE	MEM A DQ<51>	MEM B DQ<56>
=MEM A DOS N<1>	TRUE	MEM A DOS N<1>	MEM A DOS N<1>	MEM A DQ<50>	TRUE	MEM A DQ<48>	MEM B DQ<60>
=MEM B DOS N<1>	TRUE	MEM A DOS N<1>	MEM B DOS N<1>	MEM A DQ<51>	TRUE	MEM A DQ<49>	MEM B DQ<59>
=MEM A DOS P<2>	TRUE	MEM A DOS P<2>	MEM A DOS P<2>	MEM A DQ<52>	TRUE	MEM A DQ<53>	MEM B DQ<63>
=MEM B DOS P<2>	TRUE	MEM A DOS P<2>	MEM B DOS P<2>	MEM A DQ<53>	TRUE	MEM A DQ<50>	MEM B DQ<62>
=MEM A DOS N<2>	TRUE	MEM A DOS N<2>	MEM A DOS N<2>	MEM A DQ<54>	TRUE	MEM A DQ<54>	MEM B DQ<58>
=MEM B DOS N<2>	TRUE	MEM A DOS N<2>	MEM B DOS N<2>	MEM A DQ<55>	TRUE	MEM A DQ<55>	MEM B DQ<61>
=MEM A DOS P<3>	TRUE	MEM A DOS P<3>	MEM A DOS P<3>	MEM A DQ<56>	TRUE	MEM A DQ<58>	MEM B DQ<49>
=MEM B DOS P<3>	TRUE	MEM A DOS P<3>	MEM B DOS P<3>	MEM A DQ<57>	TRUE	MEM A DQ<62>	MEM B DQ<51>
=MEM A DOS N<3>	TRUE	MEM A DOS N<3>	MEM A DOS N<3>	MEM A DQ<58>	TRUE	MEM A DQ<60>	MEM B DQ<48>
=MEM B DOS N<3>	TRUE	MEM A DOS N<3>	MEM B DOS N<3>	MEM A DQ<59>	TRUE	MEM A DQ<61>	MEM B DQ<53>
=MEM A DOS P<4>	TRUE	MEM A DOS P<4>	MEM A DOS P<4>	MEM A DQ<60>	TRUE	MEM A DQ<59>	MEM B DQ<52>
=MEM B DOS P<4>	TRUE	MEM A DOS P<4>	MEM B DOS P<4>	MEM A DQ<61>	TRUE	MEM A DQ<63>	MEM B DQ<55>
=MEM A DOS N<4>	TRUE	MEM A DOS N<4>	MEM A DOS N<4>	MEM A DQ<62>	TRUE	MEM A DQ<57>	MEM B DQ<50>
=MEM B DOS N<4>	TRUE	MEM A DOS N<4>	MEM B DOS N<4>	MEM A DQ<63>	TRUE	MEM A DQ<56>	MEM B DQ<54>
MEM A DOS P<6>	TRUE	MEM A DOS P<6>	MEM A DOS P<6>	MEM A DOS P<0>	TRUE	MEM A DOS P<0>	MEM B DOS P<1>
MEM A DOS N<6>	TRUE	MEM A DOS N<6>	MEM A DOS N<6>	MEM B DOS N<0>	TRUE	MEM B DOS N<0>	MEM B DOS N<1>
MEM A DOS P<7>	TRUE	MEM A DOS P<7>	MEM A DOS P<7>	MEM B DOS P<1>	TRUE	MEM B DOS P<1>	MEM B DOS P<0>
MEM A DOS N<7>	TRUE	MEM A DOS N<7>	MEM A DOS N<7>	MEM B DOS N<1>	TRUE	MEM B DOS N<1>	MEM B DOS N<0>
				MEM B DOS P<2>	TRUE	MEM B DOS P<2>	MEM B DOS P<3>
				MEM B DOS N<2>	TRUE	MEM B DOS N<2>	MEM B DOS N<3>
				MEM B DOS P<3>	TRUE	MEM B DOS P<3>	MEM B DOS P<2>
				MEM B DOS N<3>	TRUE	MEM B DOS N<3>	MEM B DOS N<2>
				MEM B DOS P<4>	TRUE	MEM B DOS P<4>	MEM B DOS P<5>
				MEM B DOS N<4>	TRUE	MEM B DOS N<4>	MEM B DOS N<5>
				MEM B DOS P<5>	TRUE	MEM B DOS P<5>	MEM B DOS P<4>
				MEM B DOS N<5>	TRUE	MEM B DOS N<5>	MEM B DOS N<4>
				MEM B DOS P<6>	TRUE	MEM B DOS P<6>	MEM B DOS P<7>
				MEM B DOS N<6>	TRUE	MEM B DOS N<6>	MEM B DOS N<7>
				MEM B DOS P<6>	TRUE	MEM B DOS P<6>	MEM B DOS P<6>
				MEM B DOS N<6>	TRUE	MEM B DOS N<6>	MEM B DOS N<6>

www.scribd.com

www.scribd.com

www.scribd.com

Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J6000: Fan Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

Misc Voltages & Control Signals
Func Test Table with columns for test point name and pin numbers.

J4800: IPD Flex Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

NO_TEST MAKE BASE
Table listing various NO_TEST nets and their corresponding pin numbers.

J3700: SSD Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J7000: DC-In Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J6404: Speaker Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J6950: Battery Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

NO_TEST MAKE BASE (continued)
Table listing various NO_TEST nets and their corresponding pin numbers.

J4002: Camera Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J8300: Internal DP Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J7715: KB BKL Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J7100: LPC+SPI Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

NO_TEST MAKE BASE (continued)
Table listing various NO_TEST nets and their corresponding pin numbers.

J6100: LPC+SPI Connector (continued)
Func Test Table with columns for connector name, test point name, and pin numbers.

J1800: XDP Connector
Func Test Table with columns for connector name, test point name, and pin numbers.

J7715: KB BKL Connector (continued)
Func Test Table with columns for connector name, test point name, and pin numbers.

J7100: LPC+SPI Connector (continued)
Func Test Table with columns for connector name, test point name, and pin numbers.

NO_TEST MAKE BASE (continued)
Table listing various NO_TEST nets and their corresponding pin numbers.

Unused nets with offpage

(Nets with offpages not used on this project)

Table listing unused nets with offpages, including PCH_BT_UART_D2R, PCH_BT_UART_R2D, etc.

Apple Inc. logo and drawing information including drawing number, revision, and page number.

Functional Test Points

Power Aliases

NO_TEST Nets

J9500: LIO Connector

FUNC TEST	Net	Pin
TRUE	AUD_PWR_EN	13 57 59
TRUE	PP5V_S0_ALT_AUD_LDO_EN	59
TRUE	SPKRAMP_SHDN_L	45 59
TRUE	PP1V5_S0SW_AUDIO	56 59
TRUE	PP3V3_S0	60 62 72
TRUE	SPKRAMP_INR_N	8 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
TRUE	SPKRAMP_INR_P	45 59 72
TRUE	USB3_EXTB_D2R_RC_N	59 63 66
TRUE	USB3_EXTB_D2R_RC_P	59 63 66
TRUE	USB_EXTB_N	14 59 66
TRUE	USB_EXTB_P	14 59 66
TRUE	USB3_EXTB_R2D_N	59 63 66
TRUE	USB3_EXTB_R2D_P	59 63 66
TRUE	PP3V42_G3H	17 30 33 34 35 36 38 44 46 47
TRUE	SMBUS_SMC_2_S3_SCL	48 57 59 60 62 63
TRUE	SMBUS_SMC_2_S3_SDA	35 38 59 71
TRUE	SYS_ONEWIRE	35 59
TRUE	SMC_BC_ACOK	35 36 48 59
TRUE	XDP_USB_EXTB_OC_L	14 16 59
TRUE	USB_PWR_EN	33 57 59
TRUE	FINSTACKSNS_ALERT_L	37 59
TRUE	HDA_SYNC	12 59 67
TRUE	HDA_RST_L	12 59 67
TRUE	HDA_SDOUT	12 59 67
TRUE	HDA_SDIN0	12 59 67
TRUE	HDA_BIT_CLK	12 59 67
	(Need to add 5 GND TPs)	

63 62 60 56 39 38 34 19 18 15	PP3V3_S3	==	PP3V3_S3	15 18 19 34 38 39 56 60 62 63
-------------------------------	----------	----	----------	-------------------------------

NO TEST	MAKE BASE	Net	Pin
66 63 14	TRUE	NC_USB3RPCIE_SD_D2RP	14 63 66
66 63 14	TRUE	NC_USB3RPCIE_SD_D2RN	14 63 66
66 63 14	TRUE	NC_USB3RPCIE_SD_R2D_CP	14 63 66
66 63 14	TRUE	NC_USB3RPCIE_SD_R2D_CN	14 63 66
63 37 35	TRUE	NC_SMC_ADC16	35 37 63

CPU/PCH

SMC

J6955: HALL EFFECT Connector

FUNC TEST	Net	Pin
TRUE	SMC_LID_R	46
TRUE	PP3V42_G3H	17 30 33 34 35 36 38 44 46 47

Bead Probes

Net	Probe	Label
66 59 14	USB3_EXTB_D2R_N	BEAD-PROBE BPA511
66 59 14	USB3_EXTB_D2R_P	BEAD-PROBE BPA510
66 63 59	USB3_EXTB_D2R_RC_N	BEAD-PROBE BPA520
66 63 59	USB3_EXTB_D2R_RC_P	BEAD-PROBE BPA521
66 59 14	USB3_EXTB_R2D_C_N	BEAD-PROBE BPA513
66 59 14	USB3_EXTB_R2D_C_P	BEAD-PROBE BPA512
66 63 59	USB3_EXTB_R2D_N	BEAD-PROBE BPA523
66 63 59	USB3_EXTB_R2D_P	BEAD-PROBE BPA522

Unused nets with offpage

(Nets with offpages not used on this project)

SD_RESET_L	15
XDP_SDCONN_STATE_CHANGE_L	15 16
SD_PWR_EN	15

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	63 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS										BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP ISL2 ISL3 ISL4 ISL5 ISL6 ISL7 ISL8 ISL9 ISL10 ISL11 BOTTOM										NO TYPE BGA MEM TERM				MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP BOTTOM	Y	=50 OHM SE	=50 OHM SE			
DEFAULT	ISL2 ISL11	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	ISL3 ISL10	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	ISL4 ISL9	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4 OHM SE	TOP BOTTOM	Y	0.310 MM	0.310 MM			
27P4 OHM SE	ISL2 ISL11	Y	0.182 MM	0.182 MM			
27P4 OHM SE	ISL3 ISL10	Y	0.182 MM	0.182 MM			
27P4 OHM SE	ISL4 ISL9	Y	0.182 MM	0.182 MM			
27P4 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35 OHM SE	TOP BOTTOM	Y	0.195 MM	0.195 MM			
35 OHM SE	ISL2 ISL11	Y	0.125 MM	0.125 MM			
35 OHM SE	ISL3 ISL10	Y	0.125 MM	0.125 MM			
35 OHM SE	ISL4 ISL9	Y	0.125 MM	0.125 MM			
35 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40 OHM SE	TOP BOTTOM	Y	0.170 MM	0.170 MM			
40 OHM SE	ISL2 ISL11	Y	0.096 MM	0.096 MM			
40 OHM SE	ISL3 ISL10	Y	0.096 MM	0.096 MM			
40 OHM SE	ISL4 ISL9	Y	0.099 MM	0.099 MM			
40 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45 OHM SE	TOP BOTTOM	Y	0.135 MM	0.135 MM			
45 OHM SE	ISL2 ISL11	Y	0.075 MM	0.075 MM			
45 OHM SE	ISL3 ISL10	Y	0.075 MM	0.075 MM			
45 OHM SE	ISL4 ISL9	Y	0.080 MM	0.080 MM			
45 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50 OHM SE	TOP BOTTOM	Y	0.110 MM	0.110 MM			
50 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55 OHM SE	TOP BOTTOM	Y	0.090 MM	0.090 MM			
55 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70 OHM DIFF	TOP BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70 OHM DIFF	ISL2 ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70 OHM DIFF	ISL3 ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70 OHM DIFF	ISL4 ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80 OHM DIFF	TOP BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80 OHM DIFF	ISL2 ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80 OHM DIFF	ISL3 ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80 OHM DIFF	ISL4 ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90 OHM DIFF	TOP BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90 OHM DIFF	ISL2 ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90 OHM DIFF	ISL3 ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90 OHM DIFF	ISL4 ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.1 SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x DIELECTRIC	TOP BOTTOM	0.071 MM	?
1x DIELECTRIC	ISL3 ISL10	0.053 MM	?
1x DIELECTRIC	ISL4 ISL9	0.050 MM	?
1x DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73 OHM DIFF	TOP BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73 OHM DIFF	ISL2 ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73 OHM DIFF	ISL3 ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73 OHM DIFF	ISL4 ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85 OHM DIFF	TOP BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85 OHM DIFF	ISL2 ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85 OHM DIFF	ISL3 ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85 OHM DIFF	ISL4 ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=J43.MLB SYNC DATE=10/24/2012

PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 110 OF 120

SHEET: 64 OF 73

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU 45S and CPU 27F48.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU AGTL and CPU AGTL.

Note CPU 8MIL and CPU ITP can be converted back to TABLE SPACING RULE once rdar //10308147 is resolved

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CPU 8MIL.

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CPU ITP.

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU COMP and CPU COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU COMP 2SELF and CPU COMP 2OTHER.

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU VCCSENSE and CPU VCCSENSE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU VCCSENSE 2SELF and CPU VCCSENSE 2OTHER.

PCI-Express Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIe 80D and CLK PCIe 80D.

PCIe Clock Spacing

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK PCIe 2SELF and CLK PCIe 2OTHER.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK PCIe 2SELF and CLK PCIe 2OTHER.

CPU PCIe Spacing

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe CPU TX and PCIe CPU RX.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe 2OTHERS and PCIe 2OTHER.

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe CPU TX and PCIe CPU RX.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe 2OTHERS and PCIe 2OTHER.

PCH PCIe Spacing

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe PCH TX and PCIe PCH RX.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe 2OTHERS and PCIe 2OTHER.

Table with 7 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe PCH TX and PCIe PCH RX.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIe 2OTHERS and PCIe 2OTHER.

Note: DisplayPort tables are on Page 113

CPU Net Properties

Table with 4 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, NET TYPE, SPACING. Lists various CPU nets like CPU PECT, CPU 45S, CPU COMP, CPU PEG COMP, etc.

PCIe SSD

DP

SOURCE 471984 Chief River MS PDG 1.0 and the spacing rule is adjusted per SI team feedback

CPU Constraints title block containing Apple logo, Apple Inc., drawing number, revision, and page information.

D

D

C

C

B

B

A

A

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA 1COMP	*	=4x DIELECTRIC	?

SOURCE 471984 Chief River MS PDG 1 0 and the spacing rule is adjusted per SI team feedback

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH USB RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP BOTTOM	=4x DIELECTRIC	?

SOURCE Calpella Platform Design Guide for Ixex Peak M (DG 398905 398905 v1 5) Section 3 8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3 PCH TX	USB3 PCH TX	*	USB3 TX2TX	USB3 TX2TX	TOP BOTTOM	=5x DIELECTRIC	?
USB3 PCH RX	USB3 PCH RX	*	USB3 RX2RX	USB3 RX2RX	TOP BOTTOM	=5x DIELECTRIC	?
USB3 PCH TX	* PCH TX	*	USB3 TX2OTHERTX	USB3 TX2OTHERTX	TOP BOTTOM	=5x DIELECTRIC	?
USB3 PCH RX	* PCH RX	*	USB3 RX2OTHERRX	USB3 RX2OTHERRX	TOP BOTTOM	=5x DIELECTRIC	?
USB3 PCH TX	* PCH RX	*	USB3 TX2RX	USB3 TX2RX	TOP BOTTOM	=7x DIELECTRIC	?
USB3 PCH RX	* PCH TX	*	USB3 RX2TX	USB3 RX2TX	TOP BOTTOM	=7x DIELECTRIC	?
USB3 PCH TX	* TX	*	USB3 TX2OTHERS	USB3 TX2OTHERS	TOP BOTTOM	=6x DIELECTRIC	?
USB3 PCH RX	* TX	*	USB3 RX2OTHERS	USB3 RX2OTHERS	TOP BOTTOM	=6x DIELECTRIC	?
USB3 PCH TX	* RX	*	USB3 TX2OTHERS	USB3 TX2OTHERS	TOP BOTTOM	=5x DIELECTRIC	?
USB3 PCH RX	* RX	*	USB3 RX2OTHERS	USB3 RX2OTHERS	TOP BOTTOM	=5x DIELECTRIC	?
USB3 PCH TX	*	*	USB3 TX2OTHER	USB3 TX2OTHER	TOP BOTTOM	=2 5x DIELECTRIC	?
USB3 PCH RX	*	*	USB3 RX2OTHER	USB3 RX2OTHER	TOP BOTTOM	=2 5x DIELECTRIC	?
USB3 PCH TX	*	*	USB3 TX2OTHERTX	USB3 TX2OTHERTX	TOP BOTTOM	=4x DIELECTRIC	?
USB3 PCH RX	*	*	USB3 RX2OTHERRX	USB3 RX2OTHERRX	TOP BOTTOM	=4x DIELECTRIC	?
USB3 PCH TX	*	*	USB3 TX2TX	USB3 TX2TX	TOP BOTTOM	=6x DIELECTRIC	?
USB3 PCH RX	*	*	USB3 RX2TX	USB3 RX2TX	TOP BOTTOM	=6x DIELECTRIC	?
USB3 PCH TX	*	*	USB3 TX2OTHERS	USB3 TX2OTHERS	TOP BOTTOM	=4x DIELECTRIC	?
USB3 PCH RX	*	*	USB3 RX2OTHERS	USB3 RX2OTHERS	TOP BOTTOM	=4x DIELECTRIC	?
USB3 PCH TX	*	*	USB3 TX2OTHER	USB3 TX2OTHER	TOP BOTTOM	=3x DIELECTRIC	?

SOURCE 471984 Chief River MS PDG 1 0 and the spacing rule is adjusted per SI team feedback

PCH Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE	
	PHYSICAL	SPACING
PCH SATA 1COMP	SATA 1COMP	PCH SATA1COMP
USB HUB1 UP	USB 80D	USB HUB UP P
USB HUB1 UP	USB 80D	USB HUB UP N
USB BT	USB 80D	USB BT P
USB BT	USB 80D	USB BT N
USB BT	USB 80D	USB BT CONN P
USB BT	USB 80D	USB BT CONN N
USB BT	USB 80D	USB BT WAKE P
USB BT	USB 80D	USB BT WAKE N
USB TPAD	USB 80D	USB TPAD P
USB TPAD	USB 80D	USB TPAD N
USB TPAD	USB 80D	USB TPAD CONN P
USB TPAD	USB 80D	USB TPAD CONN N
TPAD SPI MOSI	SP1 45S	TPAD SPI MOSI
TPAD SPI MISO	SP1 45S	TPAD SPI MISO
TPAD SPI CLK	SP1 45S	TPAD SPI CLK
USB EXTA	USB 80D	USB EXTA P
USB EXTA	USB 80D	USB EXTA N
SMC DEBUGPRT TX L	UAET 45S	SMC DEBUGPRT TX L
SMC DEBUGPRT RX L	UAET 45S	SMC DEBUGPRT RX L
USB2 EXTA MUXED P	USB 80D	USB2 EXTA MUXED P
USB2 EXTA MUXED N	USB 80D	USB2 EXTA MUXED N
USB2 EXTA MUXED F P	USB 80D	USB2 EXTA MUXED F P
USB2 EXTA MUXED F N	USB 80D	USB2 EXTA MUXED F N
USB3 EXTA D2R P	USB 80D	USB3 EXTA D2R P
USB3 EXTA D2R N	USB 80D	USB3 EXTA D2R N
USB3 EXTA R2D P	USB 80D	USB3 EXTA R2D P
USB3 EXTA R2D N	USB 80D	USB3 EXTA R2D N
USB3 EXTA D2R F P	USB 80D	USB3 EXTA D2R F P
USB3 EXTA D2R F N	USB 80D	USB3 EXTA D2R F N
USB3 EXTA R2D F P	USB 80D	USB3 EXTA R2D F P
USB3 EXTA R2D F N	USB 80D	USB3 EXTA R2D F N
USB3 EXTA R2D C P	USB 80D	USB3 EXTA R2D C P
USB3 EXTA R2D C N	USB 80D	USB3 EXTA R2D C N
USB EXTB	USB 80D	USB EXTB P
USB EXTB	USB 80D	USB EXTB N
USB3 EXTB D2R P	USB 80D	USB3 EXTB D2R P
USB3 EXTB D2R N	USB 80D	USB3 EXTB D2R N
USB3 EXTB D2R RC P	USB 80D	USB3 EXTB D2R RC P
USB3 EXTB D2R RC N	USB 80D	USB3 EXTB D2R RC N
USB3 EXTB R2D P	USB 80D	USB3 EXTB R2D P
USB3 EXTB R2D N	USB 80D	USB3 EXTB R2D N
USB3 EXTB R2D C P	USB 80D	USB3 EXTB R2D C P
USB3 EXTB R2D C N	USB 80D	USB3 EXTB R2D C N
NC USB3PCIE SD D2RP	USB 80D	NC USB3PCIE SD D2RP
NC USB3PCIE SD D2RN	USB 80D	NC USB3PCIE SD D2RN
NC USB3PCIE SD R2D CP	USB 80D	NC USB3PCIE SD R2D CP
NC USB3PCIE SD R2D CN	USB 80D	NC USB3PCIE SD R2D CN
USB3 SD D2R C P	USB 80D	USB3 SD D2R C P
USB3 SD D2R C N	USB 80D	USB3 SD D2R C N
USB3 SD R2D P	USB 80D	USB3 SD R2D P
USB3 SD R2D N	USB 80D	USB3 SD R2D N
PCH USB RBIAS	PCH USB RBIAS	PCH USB RBIAS
CLK PCIE 80D	CLK PCIE 80D	PCIE CLK100M PCH P
CLK PCIE 80D	CLK PCIE 80D	PCIE CLK100M PCH N
CLK PCIE 80D	CLK PCIE 80D	PCH CLK96M DOT P
CLK PCIE 80D	CLK PCIE 80D	PCH CLK96M DOT N
CLK PCIE 80D	CLK PCIE 80D	PCH CLK100M SATA P
CLK PCIE 80D	CLK PCIE 80D	PCH CLK100M SATA N
CLK 45S	CLK PCIE 80D	PCH CLK14P3M REFCLK

USB Hucopyb nets


TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYNC MASTER=CLEAN J41 SYNC DATE=11/13/2012

PCH Constraints 1

 Apple Inc.	DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 112 OF 120	
SHEET 66 OF 73	

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC 45S and CLK LPC 45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK LPC.

SOURCE Calpella Platform Design Guide for Ixex Peak M (DG 398905 398905 v1 5) Section 3 15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB 45S R 50S and SMB 45S R 50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA 45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE Calpella Platform Design Guide for Ixex Peak M (DG 398905 398905 v1 5) Section 3 15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK SLOW 45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI 45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XDP Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes PCH 45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCH ITP.

DisplayPort

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP 80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DP 2DP, DP 2OTHERHS, DP 2OTHER, and DP AUX.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include DP TX and DP TX with TX/RX variants.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK SLOW 45S and CLK 25M 45S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK SLOW and CLK 25M.

NOTE 25MHz system clocks very sensitive to noise

PCH Net Properties

Table with 4 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, SPACING, NET TYPE. Lists various net types like LPC AD<3..0>, LPC FRAME L, SMBUS PCH CLK, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL CONSTRAINT SET, PHYSICAL, SPACING, NET TYPE. Lists clock net types like SYSCLK CLK32K RTCX1, SYSCLK CLK25M CAMERA, etc.

Metadata section including SYNC MASTER=143 MLB, SYNC DATE=09/14/2012, Apple Inc. logo, and drawing/revision information.

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT SPI 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT SPI	*	=2x DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP TX	TBTDP TX	*	TBTDP TX2TX	TBTDP TX2TX	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	TBTDP RX	*	TBTDP RX2RX	TBTDP RX2RX	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	TBTDP RX	*	TBTDP TX2RX	TBTDP TX2RX	TOP BOTTOM	=10x DIELECTRIC	?
TBTDP RX	TBTDP TX	*	TBTDP TX2RX	TBTDP TX2RX	TOP BOTTOM	=10x DIELECTRIC	?
TBTDP TX	* TX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	* TX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	* RX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	* RX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=4x DIELECTRIC	?
TBTDP RX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=4x DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D C P<1..0> 25 28
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D C N<1..0> 25 28
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D P<1..0> 28
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D N<1..0> 28
DP TBTPA ML1	DP 80D	DP TX	DP TBTPA ML C P<1> 25 28
DP TBTPA ML1	DP 80D	DP TX	DP TBTPA ML C N<1> 25 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML C P<3> 25 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML C N<3> 25 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML P<3..1:2> 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML N<3..1:2> 28
DP TBTPA ML3	DP 80D	DP TX	DP A LSX ML P<1> 28
DP TBTPA ML3	DP 80D	DP TX	DP A LSX ML N<1> 28
TBT A D2R	TBTDP 80D	TBTDP RX	TBT A D2R C P<1..0> 28
TBT A D2R	TBTDP 80D	TBTDP RX	TBT A D2R C N<1..0> 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R P<1> 25 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R N<1> 25 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R P<0> 25 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R N<0> 25 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH C P 25 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH C N 25 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH P 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH N 28
TBT A AUXCH	DP 80D	DP AUX	DP A AUXCH DDC P 28
TBT A AUXCH	DP 80D	DP AUX	DP A AUXCH DDC N 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R1 AUXDDC P 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R1 AUXDDC N 28
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D C P<1..0> 62
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D C N<1..0> 62
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D P<1..0> 62
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D N<1..0> 62
NC DP TBTPB ML	DP 80D	DP TX	NC DP TBTPB ML CP<3..1:2> 62
NC DP TBTPB ML	DP 80D	DP TX	NC DP TBTPB ML CN<3..1:2> 62
DP TBTPB ML	DP 80D	DP TX	DP TBTPB ML P<3..1:2> 62
DP TBTPB ML	DP 80D	DP TX	DP TBTPB ML N<3..1:2> 62
DP B LSX ML	DP 80D	DP TX	DP B LSX ML P<1> 62
DP B LSX ML	DP 80D	DP TX	DP B LSX ML N<1> 62
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R C P<1..0> 62
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R C N<1..0> 62
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R P<1..0> 62
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R N<1..0> 62
NC DP TBTPB AUXCH	DP 80D	DP AUX	NC DP TBTPB AUXCH CP 25 62
NC DP TBTPB AUXCH	DP 80D	DP AUX	NC DP TBTPB AUXCH CN 25 62
DP TBTPB AUXCH	DP 80D	DP AUX	DP TBTPB AUXCH P 28
DP TBTPB AUXCH	DP 80D	DP AUX	DP TBTPB AUXCH N 28
DP B AUXCH DDC	DP 80D	DP AUX	DP B AUXCH DDC P 28
DP B AUXCH DDC	DP 80D	DP AUX	DP B AUXCH DDC N 28
TBT B D2R1	TBTDP 80D	TBTDP RX	TBT B D2R1 AUXDDC P 28
TBT B D2R1	TBTDP 80D	TBTDP RX	TBT B D2R1 AUXDDC N 28

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
DP TBTSRC ML	DP 80D	DP TX	DP TBTSRC ML C P<3..0> 25
DP TBTSRC ML	DP 80D	DP TX	DP TBTSRC ML C N<3..0> 25
DP TBTSRC AUXCH	DP 80D	DP AUX	DP TBTSRC AUXCH C P 25
DP TBTSRC AUXCH	DP 80D	DP AUX	DP TBTSRC AUXCH C N 25
TBT SPI CLK	TBT SPI 45S	TBT SPI	TBT SPI CLK 25
TBT SPI MOSI	TBT SPI 45S	TBT SPI	TBT SPI MOSI 25
TBT SPI MISO	TBT SPI 45S	TBT SPI	TBT SPI MISO 25
TBT SPI CS L	TBT SPI 45S	TBT SPI	TBT SPI CS L 25

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CHINMAY J41 SYNC DATE=09/07/2012

Thunderbolt Constraints

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 115 OF 120
 SHEET: 69 OF 73

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI 85D	*	≠1_OHM_DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI 2OTHER	*	4X DIELECTRIC	?	MIPI 2OTHER	TOP BOTTOM	6X DIELECTRIC	?
MIPI 2CLK	*	8X DIELECTRIC	?	MIPI 2CLK	TOP BOTTOM	8X DIELECTRIC	?
MIPI 2OTHER	*	7X DIELECTRIC	?	MIPI 2OTHER	TOP BOTTOM	10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI DATA	*	*	MIPI 2OTHER
MIPI DATA	CLK MIPI	*	MIPI 2CLK
CLK MIPI	*	*	MIPI 2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2 MEM 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
S2 MEM 85D	*	85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2 DATA2SELF	*	=2X_DIELECTRIC	?	S2 DATA2SELF	TOP BOTTOM	=4X DIELECTRIC	?
S2 DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2 DQS2OWNDATA	TOP BOTTOM	=4X DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP BOTTOM	=4X DIELECTRIC	?
S2 CMD2CTRL	*	=2X_DIELECTRIC	?	S2 CMD2CTRL	TOP BOTTOM	=4X DIELECTRIC	?
S2 CTRL2CTRL	*	=2X_DIELECTRIC	?	S2 CTRL2CTRL	TOP BOTTOM	=4X DIELECTRIC	?
S2 2OTHERMEM	*	=4X_DIELECTRIC	?	S2 2OTHERMEM	TOP BOTTOM	=6X DIELECTRIC	?
S2MEM 2PWR	*	=2X_DIELECTRIC	?	S2MEM 2PWR	TOP BOTTOM	=4X DIELECTRIC	?
S2MEM 2GND	*	=2X_DIELECTRIC	?	S2MEM 2GND	TOP BOTTOM	=4X DIELECTRIC	?
S2MEM 2OTHER	*	=6X_DIELECTRIC	?	S2MEM 2OTHER	TOP BOTTOM	=10X DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2 MEM DATA*	*	*	S2MEM 2OTHER
S2 MEM DQS*	*	*	S2MEM 2OTHER
S2_MEM_CMD	*	*	S2MEM 2OTHER
S2_MEM_CTRL	*	*	S2MEM 2OTHER
S2_MEM_CLK	*	*	S2MEM 2OTHER
S2 MEM DATA*	=SAME	*	S2 DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2 CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2 CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2 2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2 MEM DATA1	*	S2 DQS2OWNDATA
S2_MEM_DQS0	S2 MEM DATA0	*	S2 DQS2OWNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
S2 MEM CLK	S2 MEM 85D	S2 MEM CLK	MEM_CAM_CLK_P	31 32
S2 MEM CLK	S2 MEM 85D	S2 MEM CLK	MEM_CAM_CLK_N	31 32
S2 MEM CTRL	S2 MEM 45S	S2 MEM CTRL	MEM_CAM_CKE	31 32
S2 MEM CTRL	S2 MEM 45S	S2 MEM CTRL	MEM_CAM_CS_L	31 32
S2 MEM CTRL	S2 MEM 45S	S2 MEM CTRL	MEM_CAM_ODT	32
S2 MEM CMD	S2 MEM 45S	S2 MEM CTRL	MEM_CAM_CAS_L	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CTRL	MEM_CAM_RAS_L	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM_CAM_WE_L	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM_CAM_BA<0>	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM_CAM_BA<1>	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM_CAM_BA<2>	31 32
S2 MEM DQS0	S2 MEM 85D	S2 MEM DQS0	MEM_CAM_DQS_P<0>	31 32
S2 MEM DQS0	S2 MEM 85D	S2 MEM DQS0	MEM_CAM_DQS_N<0>	31 32
S2 MEM DQS1	S2 MEM 85D	S2 MEM DQS1	MEM_CAM_DQS_P<1>	31 32
S2 MEM DQS1	S2 MEM 85D	S2 MEM DQS1	MEM_CAM_DQS_N<1>	31 32
S2 MEM DATA_0	S2 MEM 45S	S2 MEM DATA0	MEM_CAM_DM<0>	31 32
S2 MEM DATA_1	S2 MEM 45S	S2 MEM DATA1	MEM_CAM_DM<1>	31 32
S2 MEM_A	S2 MEM 45S	S2 MEM CMD	MEM_CAM_A<14..0>	31 32
S2 MEM_DATA_0	S2 MEM 45S	S2 MEM DATA0	MEM_CAM_DQ<7..0>	31 32
S2 MEM_DATA_1	S2 MEM 45S	S2 MEM DATA1	MEM_CAM_DQ<15..8>	31 32
MIPI DATA_S2	MIPI 85D	MIPI DATA	MIPI_DATA_P	31 32
MIPI DATA_S2	MIPI 85D	MIPI DATA	MIPI_DATA_N	31 32
MIPI DATA_S2	MIPI 85D	MIPI DATA	MIPI_DATA_CONN_P	32 62
MIPI DATA_S2	MIPI 85D	MIPI DATA	MIPI_DATA_CONN_N	32 62
MIPI CLK_S2	MIPI 85D	CLK MIPI	MIPI_CLK_P	31 32
MIPI CLK_S2	MIPI 85D	CLK MIPI	MIPI_CLK_N	31 32
MIPI CLK_S2	MIPI 85D	CLK MIPI	MIPI_CLK_CONN_P	32 62
MIPI CLK_S2	MIPI 85D	CLK MIPI	MIPI_CLK_CONN_N	32 62
		S2 MEM_PWR	PP1V35_CAM	31 32
		S2 MEM_PWR	PP0V675_CAM_VREF	31 32
		S2 MEM_PWR	PP0V675_MEM_CAM_VREFCA	32
		S2 MEM_PWR	PP0V675_MEM_CAM_VREFDO	32

SYNC MASTER=CHINMAY_J41 SYNC DATE=09/07/2012

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 120
 SHEET: 70 OF 73

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01 DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01 DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_0_S0_SCL	SMB_450_R_500	CHGR	SMBUS_SMC_0_S0_SCL 35 38 58
SMBUS_SMC_0_S0_SDA	SMB_450_R_500	CHGR	SMBUS_SMC_0_S0_SDA 35 38 58
SMBUS_SMC_1_S0_SCL	SMB_450_R_500	CHGR	SMBUS_SMC_1_S0_SCL 14 32 35 38 41 42 62 67
SMBUS_SMC_1_S0_SDA	SMB_450_R_500	CHGR	SMBUS_SMC_1_S0_SDA 14 32 35 38 41 42 62 67
SMBUS_SMC_2_S3_SCL	SMB_450_R_500	CHGR	SMBUS_SMC_2_S3_SCL 35 38 59 63
SMBUS_SMC_2_S3_SDA	SMB_450_R_500	CHGR	SMBUS_SMC_2_S3_SDA 35 38 59 63
SMBUS_SMC_3_SCL	SMB_450_R_500	CHGR	SMBUS_SMC_3_SCL 34 35 38 42 62
SMBUS_SMC_3_SDA	SMB_450_R_500	CHGR	SMBUS_SMC_3_SDA 34 35 38 42 62
SMBUS_SMC_5_G3_SCL	SMB_450_R_500	CHGR	SMBUS_SMC_5_G3_SCL 35 38 46 48 62
SMBUS_SMC_5_G3_SDA	SMB_450_R_500	CHGR	SMBUS_SMC_5_G3_SDA 35 38 46 48 62

SMBus Charger Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSI_P	48
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSI_N	48
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSI_R_P	48
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSI_R_N	48
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSO_P	48
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSO_N	48
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSO_R_P	41 48
SENSE_DIFFPAIR	2T01_DIFFPAIR	CHGR_CSO_R_N	41 48

www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=CHINMAY_J41		SYNC DATE=09/13/2012	
SMC Constraints			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	117 OF 120
		SHEET	71 OF 73

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE 1T01 45S	*	1T01 DIFFPAIR	=45 OHM SE	=45 OHM SE	=45 OHM SE	=1T01 DIFFPAIR	=1T01 DIFFPAIR
SENSE 1T01 P2MM	*	1T01 DIFFPAIR	0 200 MM	0 100 MM	=1T01 DIFFPAIR	=1T01 DIFFPAIR	=1T01 DIFFPAIR
THERM 1T01 45S	*	1T01 DIFFPAIR	=45 OHM SE	=45 OHM SE	=45 OHM SE	=1T01 DIFFPAIR	=1T01 DIFFPAIR
SPKR DIFFPAIR	*	1T01 DIFFPAIR	0 300 MM	0 100 MM	=1T01 DIFFPAIR	=1T01 DIFFPAIR	=1T01 DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2 1 SPACING	?
THERM	*	=2 1 SPACING	?
AUDIO	*	=2 1 SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU COMP	GND	*	GND P2MM
CPU VCCSENSE	GND	*	GND P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK PCIE	*	GND P2MM
GND	PCIE*	*	GND P2MM
GND	SATA*	*	GND P2MM
GND	USB*	*	GND P2MM
GND	LVDS*	*	GND P2MM
SB POWER	CLK PCIE	*	PWR P2MM
SB POWER	SATA*	*	PWR P2MM
SB POWER	SATA*	*	PWR P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND P2MM	*	0 20 MM	10000
PWR P2MM	*	0 20 MM	10000

J11/J13 Specific Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
SENSE DIFFPAIR	THERM 1T01 45S	THERM	INLET THMSNS D1 P 42
	THERM 1T01 45S	THERM	INLET THMSNS D1 N 42
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 R P 42
	THERM 1T01 45S	THERM	TBTTHMSNS D2 R N 42
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 P 42
	THERM 1T01 45S	THERM	TBTTHMSNS D2 N 42
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBT MLBBOT THMSNS P 42
	THERM 1T01 45S	THERM	TBT MLBBOT THMSNS N 42
SENSE DIFFPAIR	THERM 1T01 45S	THERM	MLBBOT THMSNS D3 P 42
	THERM 1T01 45S	THERM	MLBBOT THMSNS D3 N 42
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	TBTTHMSNS D2 P 42
	SENSE 1T01 45S	SENSE	TBTTHMSNS D2 N 42
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUTHMSNS D2 P 42
	SENSE 1T01 45S	SENSE	CPUTHMSNS D2 N 42
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVCCIO50 CS N 40
	SENSE 1T01 P2MM	SENSE	CPUVCCIO50 CS P 40
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUIVR ISNS1 P 40 50
	SENSE 1T01 P2MM	SENSE	CPUIVR ISNS1 N 40 50
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUIVR ISNS2 P 40 50
	SENSE 1T01 45S	SENSE	CPUIVR ISNS2 N 40 50
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUIVR ISNS1 P R 40 41
	SENSE 1T01 P2MM	SENSE	CPUIVR ISNS1 N R 40 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUIVR ISUM R P 40
	SENSE 1T01 45S	SENSE	CPUIVR ISUM R N 40
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS CPUDDR P 40
	SENSE 1T01 P2MM	SENSE	ISNS CPUDDR N 40
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3S5 N 40
	SENSE 1T01 45S	SENSE	ISNS P3V3S5 P 40
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 3V3 S0 P 39
	SENSE 1T01 45S	SENSE	ISNS 3V3 S0 N 39
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS CAMERA P 39
	SENSE 1T01 45S	SENSE	ISNS CAMERA N 39
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3 S0 N 39
	SENSE 1T01 45S	SENSE	ISNS P3V3 S0 P 39
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS 1V05 S0 P 40 53
	SENSE 1T01 P2MM	SENSE	ISNS 1V05 S0 N 40 53
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS BMON GAIN P 39
	SENSE 1T01 45S	SENSE	ISNS BMON GAIN N 39
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS COMPUTING N 39 41
	SENSE 1T01 45S	SENSE	ISNS HS COMPUTING P 39 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS OTHER N 39
	SENSE 1T01 45S	SENSE	ISNS HS OTHER P 39
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 1V2 S3 N 39 51
	SENSE 1T01 45S	SENSE	ISNS 1V2 S3 P 39 51
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS AIRPORT N 39
	SENSE 1T01 45S	SENSE	ISNS AIRPORT P 39
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS SSD N 39
	SENSE 1T01 45S	SENSE	ISNS SSD P 39
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS LCDBKLT N 39
	SENSE 1T01 45S	SENSE	ISNS LCDBKLT P 39
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS PANEL N 41
	SENSE 1T01 45S	SENSE	ISNS PANEL P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS_GAIN N 41 42
	SENSE 1T01 45S	SENSE	ISNS HS_GAIN P 41 42
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR P 45 59 63
	1T01 DIFFPAIR	AUDIO	SPKRAMP INR N 45 59 63
SPKR OUT	1T01 DIFFPAIR	AUDIO	MAX98300 R P 45
	1T01 DIFFPAIR	AUDIO	MAX98300 R N 45
SPKR OUT	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT P 45 62
	SENSE DIFFPAIR	AUDIO	SPKRAMP ROUT N 45 62
SB POWER	SB POWER	SB POWER	PP3V3 S5 40 11 13 15 16 17 18 28 29 40 52
	SB POWER	SB POWER	PP3V3 S0 40 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 62
			GND 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75




SYNC MASTER=143_MLB SYNC DATE=09/13/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 120
 SHEET: 72 OF 73



www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
Reference			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	120 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 73
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			